


So my second question is how do I actually use the sockit_owm.v to send and receive data. So my first questions is how do I manage this? Do I make the bus width 12 and pad the commands with 4 bits?Īfter modifying the file I tried to write a wrapper around it in VHDL so that I can send the skip_rom command to the temperature sensor and then read the sketchpad.

I did this because the commands sent to the sensor are 8 bits, but the temperature data received back is 12 bits. First I modified the file to work with a 50Mhz clock, switched off overdrive and changed the data bus width to 8. To explain what I have done so far I have taken the sockit_owm.v file and imported it into my Vivado project and modified the contents. I have two seperate parts that I need help with, first I am writing my project in VHDL and the core is in Verilog so I am unsure if I am modifying the correct parts of the core.Īnd second, I am having trouble understanding how the core is actually used. Currently I am trying to use this sensor:
